Abstract

This work proposes utilizing separate synaptic string array for error backpropagation in NAND flash memory-based synaptic architecture with random synaptic feedback weight. To enable error backpropagation, forward and backward propagations are processed in separate synaptic devices in forward and backward synaptic arrays, respectively. In addition, synaptic weights in forward synaptic array are updated at each iteration, while those in backward synaptic array are fixed to reduce burden of peripheral circuits and power consumption. The optimal conductance response is investigated considering the linearity of the conductance response and the ratio of maximum and minimum currents. Reliability characteristics are verified by retention, endurance, and pass bias disturbance measurement results. Hardware-based neural networks with random synaptic weight achieve an inference accuracy of 95.41%, which is comparable to that of 95.58% obtained with transposed weight. Hardware-based neural network simulations demonstrate that the inference accuracy of the proposed on-chip learning scheme hardly decreases compared to that of the off-chip learning even with increasing device variation.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.