Abstract
Inversion-mode, n-channel 3C-SiC MOSFETs have been fabricated in a 3C-SiC epilayer grown on a 2°-off-axis Si(001) substrate with optimized SiC processing techniques. Phosphorus implantations are employed for source/drain formation and a sheet resistance of 70 Ω per square is obtained after annealing at 1250°C for 30 min in argon. Both drain characteristics and subthreshold characteristics show typical transistor behavior with an effective channel mobility of 165 cm2/Vs. The breakdown field of the gate oxide is about 3.5 MV/cm.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
