Abstract
System In Package (SIP) technologies have been extensively studied to realize high-density packaging and high operation performance. A key technology for 3D chip stacking as a shortest connection is required. We found that void free copper filling for an interposer having a relatively large vias was achieved by controlling the additives and current waveform.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
