Abstract
This paper outlines the procedure for designing a nonincremental diode function generator. It empha sizes the practical aspects of designing circuits for generating line segments and chamfering their inter sections. Methods for optimizing diode logic include reduction to two stages and reduction by lattice theory. The first of these is outlined and its practical limitations are noted. Both methods are illustrated by a problem in radiation therapy which was actually executed on an analog computer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
