Abstract

One of the main new features of the Versatile Video Coding (VVC) standard is the Multiple-Transform Selection (MTS), which allows the use of square and rectangular transform blocks and includes three transform types (DCT-II, DCT-VIII, and DST-VII) that can be combined in the horizontal and vertical directions. Thus, VVC codecs must provide support for a wide variety of transform types and formats and the design of dedicated hardware to accelerate this process is essential. The DCT-II is the main transform employed in VVC and previous standards and its inverse transform, the IDCT- II is performed both at the encoders and decoders. This work presents a dedicated hardware architecture for the IDCT-II of the VVC decoder. The proposed architecture performs one-dimensional transforms for all sizes supported in VVC, thus allowing the combination into 2D square and rectangular transforms, ranging from 4×4 to 64×64 block sizes. The proposed architecture is capable of processing up to UHD 8K@60fps videos with a power dissipation of 104 mW.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.