Abstract
This thesis describes a series of experiments and fabrication methods on high-aspect-ratio 3D microstructures for wafer level packaging and 3D heterogeneous system integration (3D-HSI) using novel materials such as carbon nanotubes and thick-film photo-resists. Furthermore, theoretical and experimental research efforts are made to understand the mechanical material behaviour when scaling down towards the nanometer scale. Heterogeneous system integration combines different silicon dies and materials into a single microelectronic package. It enables cost effective and reliable approaches to achieve more functionality (“More than Moore”) and minimization of geometric size and power consumption. Vertical Interconnect Access (VIAs) are key for 3D system integration, leading towards smaller systems and shorter overall interconnect length.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.