Multiple logic styles for low power 4:1 multiplexer in 45 nm technology

Abstract

Complementary Metal Oxide Semiconductor (CMOS) memory elements and data control structures consists of multiplexer as the basic components. The low-power consumption is one of the most important concerns of the system design. Different styles for low power designs in high speed applications have been developed. In this paper, the multiple logic styles are used to design a low power 4:1 Multiplexer (MUX). The leakage current, power consumption, delay and transistor count are compared for different logic styles of 4:1 MUX. The transmission gate multiplexer consumes low power compared with respect to other logic styles. Static MUX consists of the more transistors in compare to the NMOS MUX. The outcome represents that NMOS pass transistor logic multiplexer performs the task with minimal delay and minimum power consumption with fewer numbers of transistors. The designed circuit is realised in 45 nm technology, from a 0.7 V supply voltage under 27°C.