Abstract
Recent measurements of the SEU (single-event upset) cross-section for 6 T SRAMs fabricated in a nano-scale commercial CMOS process were performed. Results indicated that the dominant upset mechanism was associated with multiple-cell upsets (MCUs) strikes on PMOS transistors. The dominance of the MCU cross section favors the use of a block architecture with widely spaced word bits and the use of EDAC (error detect and correct) along with periodic memory scrubbing to prevent the integration of single-bit errors.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
