Abstract
The current‐limiting reactor is currently the most used fault current limiting technique to ensure the fault ride‐through of the multi‐terminal dc grid. However, its configuration will significantly prolong the fault current clearance time and increase the dissipated energy of dc circuit breakers. Therefore, this paper proposes a cost‐effective multiline fault current limiter for multiport application in multi‐terminal dc grids, which can effectively limit the rising speed of fault current through the integrated current‐limiting reactors without time delay and significantly reduce their negative impacts on the performance of dc circuit breakers by bypassing the current‐limiting reactors through the solid‐state switch units during the fault current interruption process. The topology and operation process of the multiline fault current limiter are introduced at first. Then, the economic comparison of the proposed device with the existing solutions is presented. Finally, the feasibility and superiorities of the proposed device are verified by extensive simulations and scaled‐down experiments. © 2023 Institute of Electrical Engineers of Japan. Published by Wiley Periodicals LLC.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEJ Transactions on Electrical and Electronic Engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
