Abstract
ABSTRACTThis paper presents a multilevel fault simulator for digital circuits. Single and multiple transient phenomena are examined at low level in order to model accurately single/multiple event transients at logic level. Multilevel simulation is used for precision of electrical modeling and the conciseness of the coarse grain gate-level modeling. This simulator handles natural and maliciously induced transient faults, allowing evaluating the robustness of dependable circuits as well as countermeasures against ionizing-induced fault attacks on secure circuits.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: Information Security Journal: A Global Perspective
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.