Abstract
AbstractWith the miniaturization of silicon ultralarge‐scale integrated circuits (ULSI), the increase in interconnect delay exceeds the delay time of the transistors, and the interconnect begins to control the performance of the entire ULSI chip. To enhance further the speed of ULSI, it is necessary to solve the problem of large‐distance propagation of high‐speed signals in the large‐scale chip. The damascene multilayer interconnect integration technology is an important interconnect technology for achieving large‐scale integration and high speed in ULSI at low cost. CMP technology, Cu electroplating technology, and low‐dielectric‐constant insulating film layers are described as element process technologies required for its implementation. © 2001 Scripta Technica, Electron Comm Jpn Pt 2, 84(4): 26–40, 2001
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Electronics and Communications in Japan (Part II: Electronics)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
