Abstract
The use multiple clocks presents an interesting problem to scan design. Traditionally, a separate scan chain has been provided for each clock, which results in longer than necessary scan operations due to unbalanced scan chain length. A set of methods that would allow mixing of memory elements clocked at different frequencies and phases in a single scan chain is presented and the proofs of the correct operation of the methods are given. If multiple scan chains are allowed, these methods make it possible to form scan chains of equivalent length for the savings in test application time and tester memory.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
