Abstract

This paper presents various high-speed and low-power MOS Current Mode Logic (MCML) techniques for designing D-latch and D Flip-flop. With the recent technological advancements MCML technique is a novel and better approach on many accounts than the well-known CMOS technique. Various MCML topologies like Conventional, Tripletail, Folded, Rail to Rail, etc. are simulated, analyzed, and compared with the help of LTspice software on 180nm technology. LTspice software offers a user-friendly interface that operates on a simple computational platform. Analysis and comparisons are drawn based on factors like power dissipation and RMS noise. The study is useful for the design of Dynamic current mode D Flip-Flop having very low power dissipation, noise margin, and more minor delays at high-frequency simulations.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.