Abstract
This paper presents a highly efficient modified output combining 3-stage Doherty Power Amplifier (DPA) design using low power LDMOS transistor for Band 40, TD-LTE Micro eNodeB. In this design, modified output combining technique has been used in the output section which meets the output power requirements of Micro eNodeB which cannot be achieved by conventional 3-stage DPA. The modified DPA design achieves 65.3% power added efficiency (PAE) at 39 dBm average output power with 20 MHz LTE signal using 15 watt LDMOS Transistor. 3-stage modified output combining technique increases the linear output power by 1.1 dB and increases the Gain flatness versus power level. The use of Digital Pre-Distortion (DPD) along with modified 3-stage DPA design achieves the linearity requirements as per the 3GPP specifications. The modified DPA combining technique has provided potential economical solution by using low power LDMOS transistor with an advantage of high efficiency.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: International Journal of Wireless and Microwave Technologies
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.