Abstract
AbstractGate length variability due to intra or inter die variations can lead to considerable mismatch between devices even inside the same chip. This variability has to be considered in detail and new device models should be developed, aiming in modelling its effects on the electrical characteristics devices. In this work the Philips MM11 MOSFET model is extended to incorporate gate length variability. This is introduced by dividing the device width into sub‐units following a Gaussian gate length distribution, with appropriate line‐width roughness. The combined model is used to quantify the drain‐source current in terms of gate line‐width roughness. The model is coded in VHDL‐AMS in order to be used for simulation of circuit behaviour inside the framework of appropriate system simulation software such as Ansfoft's Simplorer. (© 2008 WILEY‐VCH Verlag GmbH & Co. KGaA, Weinheim)
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
