Abstract

Describing integrated circuits based on their physical and topological properties leads naturally to efficient algorithms and device models for circuit simulation. Physically based relaxation algorithms exploit the local and sparse nature of the circuit interconnect. Models that directly represent the processes of charge flow extend naturally to integrated circuit devices allowing the distributed nature of the integrated transistor to be represented. This approach has been used to develop models for metal oxide semiconductors (MOS) and bipolar transistors. The model for the bipolar transistor has been generalized to describe the multicollector merged device structures of integrated injection logic.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.