Abstract

The double-layer capacitor (DLC) is a very complex device that is best represented by a distributed parameter system. Many different lumped-parameter equivalent circuits have been proposed for the DLC. An examination into utilizing a ladder circuit to model a DLC is presented. Parameters for different ladder circuits are determined from AC impedance data. Variations in circuit parameters with DC bias and manufacturing have been investigated. The performance of the ladder circuit has been evaluated in slow discharge and pulse load applications.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.