Abstract
This paper presents a [Formula: see text] tolerant I/O buffer with low voltage (VDD) devices. A novel bootstrap circuit for mixed voltage I/O buffer is proposed to solve the unwanted leakage paths and gate oxide reliability issues. The proposed circuit is designed using 1.8[Formula: see text]V thick gate devices in 22-nm FinFET technology with 1.8[Formula: see text]V signaling and tolerant to 3.3[Formula: see text]V. The structure can be used in any CMOS technology for [Formula: see text] tolerant I/O buffer.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
