Abstract
A novel MIMO equalization architecture optimized for baud rate clock recovery (BCR-MIMO) in coherent 112Gbit/sec dual polarization quadrature phase shift keying (DP-QPSK) metro systems is proposed. This architecture is designed to decouple between multiple-input-multiple-output (MIMO) equalization and clock recovery (CR) loops, avoiding the interaction between them. The decoupling between the two loops is achieved, while maintaining similar MIMO equalizer performance, as compared to the butterfly-structured equalizer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
