Abstract

Four useful methods are presented to suppress and/or avoid parallel-plate leakage from conductor-backed printed transmission lines. These include: 1) the use of shorting-pins; 2) the use of a dielectric-guide-coupled configuration; 3) using a two-layered conductor-backing configuration; and 4) dielectric loading on top. New analyses to model the leakage suppression due to the shorting-strips and the dielectric-guide-coupled geometries are presented, with selected demonstrative results and critical discussions. It is concluded that the unwanted leakage in many printed transmission lines, that are otherwise attractive for integrated circuits and phased array applications, can be successfully avoided and/or significantly suppressed using the proposed techniques.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.