Abstract

Developed sampling device and algorithm of digital signal processing for automated measurement of settling times of fast DACs is represented. The new sampling device with numerically controlled oscillators allows realizing of the different types of the time scale transformation. Using of sigma-delta ADC and FIFO memory allows significant simplification of the device. The equations of time scale transformation ratio and sampling step are presented. Results of the research of developed digital signal processing algorithm are submitted.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.