Abstract
A memory-efficient and high-speed low-density parity-check (LDPC) encoder is proposed, which uses a memory efficient parity-check matrix, called a differential parity-check matrix. The partially parallel architecture is also proposed for use in high-speed encoding. The proposed two-stage cyclic shifter is appropriate for a differential parity-check matrix and partially parallel architecture with low complexity. The proposed LDPC encoder is implemented with a 21% reduction in memory. The speed of the proposed partially parallel LDPC encoder is three times faster than the existing serial LDPC encoder.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
