Memory-cell design in Josephson technology

Abstract

Operating principles and criteria for the design of Josephson memory cells are reviewed and the evolution of cell design is retraced to highlight the various constraints imposed by the requirement for high speed, density, large Operating margins, and ease of auxiliary memory circuit design. Two attractive cells have emerged so far. One is a nondestructive readout (NDRO) ring cell for a subnanosecond cache memory chip; the other a destructive readout (DRO) single-flux quantum cell for main memory applications. Both are presently being used as the basis for ongoing design work.