Maximum power estimation for sequential circuits using a test generation based technique

Abstract

With the high demand for reliability and performance, accurate estimation of maximum instantaneous power dissipation in CMOS circuits is essential to determine the IR drop on supply lines and optimizing the power and ground routing. However, the problem of determining the input patterns to induce maximum current, and hence, the maximum power, is NP-complete. In this paper, we present an Automatic Test Generation (ATG) based technique to efficiently estimate maximum power dissipation in sequential circuits. The technique can generate tight lower bounds of maximum instantaneous power within very short CPU time compared to random simulation based techniques. In addition, we also generate the measure of the quality or effectiveness of our approach from, a statistical point of view. Experiments were performed on ISCAS-89 sequential circuit benchmarks. Results show that the ATG-based estimation is superior to traditional simulation-based technique in both speed and performance. For large circuits, the ATG approach is on an average 29% better and 37099% faster than simulation based technique.