Abstract
The low voltage power amplifier based on nanoscale CMOS has been designed and simulated in this paper. The power amplifier has designed by 2 stages cascade amplifier on 90 nm RF CMOS transistor. The first stage is the differential amplifier to amplify the signal between two inputs of the first amplifier and the second stage is the common drain amplifier to generate low power to power amplifier. This amplifier is designed for a smaller dimension due to CMOS technology. This power amplifier uses low voltage (1.5 V) to conserve the power consumption of amplifier. The output gain of this power amplifier is 23 dB at 2.45 GHz. The output power of this power amplifier is 34.3 dB at 2.45 GHz.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
