Abstract
A new low voltage CMOS four-quadrant multiplier is presented. Simulation results show that, for a power supply of ±1.5 V the differential linear range is over ±0.8V with the linearity error less than 2%. The total harmonic distortion is less than 1% with the input range up to ±0.6 V. The simulated –3 dB bandwidth of this multiplier is about 12 MHz. The proposed circuit is expected to be useful in low-voltage analogue signal processing applications.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
