Abstract
In this paper a new design strategy used to implement low switching noise digital circuits is presented. The switching noise reduction is achieved by controlling the shape of the switching current waveform of the CMOS logic circuits. Self-timed structures are required to obtain the wanted switching current waveform shape. Current limiters are also used to control the current waveform amplitude of the single cells of the structure. The design strategy proposed is applied to a circuit example, a 4/spl times/4 unsigned array multiplier, and experimental results are presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
