Abstract
A negative impedance converter (NIC) design is proposed to obtain a negative inductance of $L=-1 {\rm nH}$ operating from 0.1 to 6 GHz. The design is based on Linvill's open circuit stable topology, and it is implemented by 65 nm CMOS process to achieve a low power negative inductance integrated circuit. The NIC circuit is attached to a 1.2 V dc power supply and consumes 5 mW of power. The simulation and theoretical results are compared with the measurement, and good agreements are obtained.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.