Abstract
This paper deals with the low power design of synchronous finite state machines (FSM) with respect to a given sequence of primary input signals (pattern). We suggest a novel and practical synthesis approach to reduce switching activity by disabling particular self-loops combined with an appropriate state encoding. The required analysis of the FSM behaviour regarding to the pattern sequence is performed by an underlying profiling step. The experimental results show that the power can be considerably reduced but the obtained reduction depends decisively on both the FSM structure as well as the pattern sequence.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
