Abstract
In digital and analog circuits, power consumption plays an important role in CMOS device. Due to scale down technology in VLSI circuits the threshold voltage of transistors reduced but increases in subthreshold leakage current. To reduce the subthreshold leakage current the effective circuit level technique is proposed. In this paper, the MTCMOS technique is proposed which gives high speed and low power dissipation by maintaining the performance of the circuits. The NAND gate is designed using DVS and MTCMOS technique gives least power consumption. All the simulations have been performed on Tanner EDA Tool version 14.1. The proposed technique reduces the power dissipation by 30% to 70%.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
