Abstract
Lateral nanowire (NW) field‐effect transistors are fabricated by a top‐down approach on an AlGaN/GaN heterostructure. A combination of dry and anisotropic wet etching is used to form the NW. The channel is controlled by a 2D electric field originating from two partial gates on the parallel sides of the nanowire channel. While a larger overlap of the gate with the channel region, as in a gate‐all‐around transistor, improves gate control in terms of transconductance gm, gate leakage current and ION/IOFF deteriorate. Partial overlapping gate transistors are found to provide a trade‐off, providing extremely low gate leakage current (≈10 μA cm−2), very low IOFF (100 fA μm−1), and very high ION/IOFF (5 × 108). Despite the nature of the partial gate, a good subthreshold swing (SS) of ≈79 mV decade−1 is observed. Various transistor performance parameters can be tuned within a certain window of trade‐offs between them as the transistor evolves from a partial gate to a gate‐all‐around structure. A 1D nature of the channel near the transistor threshold voltage is found to offset the limitations of the partial gate.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: physica status solidi (RRL) – Rapid Research Letters
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.