Abstract
A two-stage annealing process composed of first-stage low-temperature wet-oxygen oxidation and second-stage high-temperature dry-nitrogen drive in is proposed to fabricate double-implanted low-frequency low-noise npn transistors. Emitter edge dislocations and surface contaminations such as SiC particles are eliminated by the two-stage annealing process, and the double-implanted transistors having the equivalent noise voltage at 10 Hz of 12 nV/√Hz and the linearity in collector current dependence of hFE of 0.9–0.95 are achieved. Uniformity in hFE within ±5% are obtained by the optimization of first-stage low-temperature wet-oxygen oxidation process.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.