Abstract

We have fabricated a gate-level stencil mask for GaAs field effect transistors with 1000 gates and 1-cm2 silicon foil area. Stress relief distortion was not significant relative to the measurement error of 25 nm(1σ). The results suggest that thermal distortion is also negligible for power densities less than 10 mW/cm2 . This corresponds to a PMMA exposure time of 12 s for 120-keV H+3 ions.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call