Abstract
A design for a 256 bit dynamic MOS associative memory, integrated on a 60/spl times/80 mil chip, is described. Computer simulation studies predict match, read, and write access times of less than 10 ns. Line capacities are sufficiently small to allow quite large associative memory arrays to be controlled by cheap peripheral circuitry.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
