Abstract

This paper describes the power mesh architecture (PMA), a new interconnection topology which leverages the production technologies of microvias, via‐in‐pads and fine‐line lithography to allow planar power distribution and dense signal interconnection, on only two or four metal layers. The PMA was derived from the interconnected mesh power system (IMPS) developed and patented by the High Density Electronics Center (HiDEC) of the University of Arkansas. The IMPS topology was created to reduce the cost and metal layers on thin‐film and ceramic multichip modules. Power distribution characteristics of IMPS are presented as measured from various test vehicles. The PMA for PCBs is presented as well as impedance tables. The initial application of PMA is shown as well as an application that helps develop the wiring density model for PMA. Finally, the eight step design process is outlined to create a PMA board and an example of a notebook computer.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.