Low-Cost Dynamic Compensation Scheme for Local Clocks of Next Generation High Performance Microprocessors

Abstract

We propose a low cost scheme for the dynamic compensation in the field of undesired skew and duty cycle variations of local clocks of high performance microprocessors and high end ASICs. Compared to alternate approaches, our solution features lower power consumption, smaller compensation error, and a lower or comparable area overhead.