Abstract
This paper introduces a simple delay model for register files based on the concepts of logical effort. The model takes the number and wordlength of registers, and the numbers of read and write ports as input parameters, and returns a delay estimate in FO4 (fan-out of 4 inverters) units. The model shows that the number of registers has the greatest impact on the register file's read and write delays, whereas the wordlength of the registers and the number of ports have a smaller impact on the access delays.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
