Abstract
The applicability of the Viterbi add-compare-select (ACS) functional block to both convolutional and LDPC codes in various parallel implementations is investigated. To this end, a trellis representation for arbitrary LDPC codes must first be established. Then, a high-level architecture for a Viterbi-algorithm-based unified decoder is proposed. An in-depth exploration of the crucial path metrics (i.e ACS) functional block is then presented, where various locally-connected parallel structures at different speed-area points are explored. Some implementation results are provided, showing that the proposed structures offer high throughput, low latency, and a wide spectrum of speed-area trade-off point, depending on the specific topology that is chosen.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
