Abstract
Shrinking feature sizes and GHz clock rates are undermining the life expectancy of mainstream semiconductor devices. The high current densities and voltage gradients associated with design rules of 130 nm and below could erode metal connections and oxide insulation layers, leading to a dramatic reduction in the expected operating life of silicon chips. There are three main silicon chip wear-out mechanisms: electromigration, oxide breakdown, and hot-carrier interaction. This paper examines the problems raised by chip wear-out and various means to combat them. Special emphasis is place on safety critical applications and those that require an extended operational component life.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
