Abstract
A new circuit technique is proposed in this paper for reducing both the subthreshold and gate oxide leakage power in the domino logic circuits. Three high-V t sleep transistors are added to the standard domino logic circuit to place the circuit into low leakage state. Proposed circuit is evaluated at 110°C and 25°C. At 110°C, proposed circuit reduces leakage power consumption by up to 63%, and at 25°C, it reduces by up to 95.3% as compared to standard dual-V t domino circuits. Similarly, our proposed circuit reduces leakage power consumption at 110°C by 83.5%, and at 25°C, it reduces up to 95.7% as compared to standard low-V t domino circuits.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
