Abstract
Network on Chip (NoC) is gaining popularity as an interconnect structure for complex multicore system on chip. The overall performance of NoC can be enhanced by improving latency, power consumption and throughput. The virtual channel (VC) allocation mechanism takes into consideration the buffer utilization which in turn improves the overall performance of NoC. In this paper, Fill VC allocation mechanism is proposed which reduces the number of pipeline stages. The proposed method is implemented in Booksim and the results show that the average packet latency is reduced by 58.57%, 16.66% and 36.66% for uniform, bitrev and tornado traffic, respectively, over conventional VC router for the mesh network. Also for flattened butterfly, the reduction in average packet latency is 56.66% and 62.5% as compared to conventional VC router for tornado and transpose traffic, respectively. Also, the real-time applications of NoC where massive data flow occurs are listed. VC allocation plays a critical role in such cases in deciding the overall performance of NoC.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
