Abstract
A new gate configuration: the latched domino (Idomino) CMOS gate is described in the letter. It can be used to alleviate the inversion problem inherent in domino CMOS logic. It retains the speed advantages of domino logic while improving logic flexibility and reducing area. The gate is compatible with standard domino logic.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
