Abstract
A dedicated latch-up test system has been developed and was used on two beam lines, the GANIL cyclotron and the IPN Tandem Van de Graaff located in Caen and Orsay (France). The main characteristics of these facilities are presented. Several VLSI circuits were irradiated, and the latchup phenomenon was detected on eight CMOS/EPI devices, revealing various ranges of sensitivity. Recording of the value and rising edge of latchup current was also performed. The problem of whether or not latchup-sensitive circuits should be used for space projects and the need for studies of component design hardening, system design hardening, and latchup rate prediction are addressed. Data are presented on several CMOS/EPI devices demonstrating that an epitaxial layer cannot efficiently achieve latchup immunity for some of the latest technologies. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.