Abstract
With the growing demand for improved performance, increased storage capacity and more functionality, the industry is facing challenges which require disruptive solutions. With the introduction of 3D geometries (e.g. FinFET) and of active layer stacking (e.g. sensors), annealing of 3D architectures is a major challenge for future generation devices. The drive towards lower power consumption and better thermal management leads to the integration of alternatives to Si, materials for which the thermal budget has to be carefully controlled, e.g. Ge and III-Vs for logic or SiC and GaN for power devices. A promising approach is Laser Thermal Annealing (LTA), an ultrafast and low thermal budget process in production for the passivation of backside illuminated sensors and power devices. The high temperature annealing region is restricted to thin layers while keeping underlying layers at low temperature. An ultrafast annealing time and proper Laser parameters may achieve high performance and high yield process, locking-in the surface properties without damaging buried device layers. We present here a review of LTA applications including recent work in memory.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.