Abstract
Laser direct-write Al etching and poly-Si deposition have been adapted to the mask-free alteration of simple gate-array test circuits. Simple test structures on commercial CMOS chips have been reconfigured with no degradation in device or circuit performance. These new methods may be useful for rapid evaluation and optimization of integrated-circuit prototypes.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
