Abstract
AbstractNanosheet (NS) vertical‐stacked complementary field‐effect transistors (CFETs), where the NS n‐FET and NS p‐FET are vertically stacked and controlled using a common gate, would result in maximum device footprint reduction. However, silicon‐based transistor will become invalid due to mobility degradation and leakage current rising when scaling the thickness of channel and dielectric. Here, it is experimentally demonstrated that CFET can scaling down to 1 nm channel thickness with excellent performance, where chemical vapor deposition (CVD) one layer (1L) WSe2p‐type NS FET is vertically stacked on top of CVD 1L MoS2n‐type NS FET. Bottom MoS2NS FET achieves high on‐state current ofION = 3.3 × 10−5A µm µm−1and low off‐state current ofIOFF = 3.3 × 10−13A µm µm−1atVDS = 0.7 V, with the subthreshold swing reaching 80 mV dec−1. Top WSe2NS FET achieves high on‐state current ofION = 1.2 × 10−5A µm µm−1andIOFF = 4 × 10−11A µm µm−1atVDS = −0.7 V, while the subthreshold swing reaching 150 mV dec−1. Statistical data of 22 CFET devices demonstrate excellent uniformity toward large‐area applications. The CFET based on large‐scale 2D materials breaks the limit of channel scaling and provides a technological base for future high‐performance and low‐power electronics.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.