Abstract
A joint MIMO transceiver design is presented based on uniform channel decomposition. This closed-loop MIMO system can run at 400 MHz with a 16-QAM constellation on a Xilinx Virtex-4 FPGA, and can achieve a data throughput of up to 12.8 Gbit/s in an 8×8 MIMO configuration.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
