Abstract
Random Telegraph Noise is a relevant source of variability in integrated circuits and a growing issue due to device scaling. Jitter is one of its consequences; therefore, it is an important parameter of performance measurements for electronic components and systems. In this paper, the relationship between Random Telegraph Noise and different concepts of jitter is studied. Firstly, a gate delay variability study of a CMOS inverter is discussed. Then, an absolute, a periodic, and a cycle-to-cycle jitter are evaluated in a five-stage ring oscillator. All the data were generated with a spice simulator modified to properly account for Random Telegraph Noise, using the Monte Carlo technique.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
