Abstract
We introduce SiGe MOSFET process integration and device impact from a simulation perspective. Germanium is know to have a higher channel hole mobility. Enhancement of hole velocity due to lattice mismatch strain in shilicon germanium epitaxial layers is significant. Processing challenges include the elimination of interface trap states at the dielectric interface, fast diffusion of n-type dopants, defects in stress relaxed buffer and critical thickness limitations. Uniaxial stress is beneficial for device performance. Transformation of biaxial stress to uniaxial is natural when etching silicon germanium into stripes. From a device perspective, silicon germanium is useful for shifting MOSFET device Vth.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
