Abstract
The three-pulse CV measurement technique has been used to study electron and hole charge trapping and de-trapping in SiO2/LaLuO3 gate stacks on p-type silicon substrate. Variation of flat-band voltage shift due to electron and hole trapping with charging time and pulse amplitude has been investigated. The pulsed CV measurements have been taken at various ramp rates and times to delineate the influence of interface states. The time constant of interface states responses estimated experimentally. The three-pulse CV measurements at different ramp rates are also used to evaluate the reliability of the measurement technique.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
